Performance evaluation and reliability analysis of gate all around tunnel FETs
| dc.contributor.author | Kumar, Pankaj | |
| dc.date.accessioned | 2023-11-06T11:03:51Z | |
| dc.date.available | 2023-11-06T11:03:51Z | |
| dc.date.issued | 2023-10 | |
| dc.identifier.uri | http://hdl.handle.net/123456789/2928 | |
| dc.language.iso | en | en_US |
| dc.publisher | Indian Institute of Technology (Indian School of Mines) Dhanbad | en_US |
| dc.subject | Integrated Circuit (IC) | en_US |
| dc.subject | tunnel field-effect transistor | en_US |
| dc.subject | TFET mechanism | en_US |
| dc.subject | Ph.D | en_US |
| dc.subject | ECE | en_US |
| dc.subject | PH2612 | en_US |
| dc.title | Performance evaluation and reliability analysis of gate all around tunnel FETs | en_US |
| dc.type | Thesis | en_US |
Files
License bundle
1 - 1 of 1
No Thumbnail Available
- Name:
- license.txt
- Size:
- 1.71 KB
- Format:
- Item-specific license agreed upon to submission
- Description: