Modeling and analysis of gate all around junctionless transistors and related circuits

Thumbnail Image
Files
Abstract.pdf (58.44 KB)
PH2900.pdf (5.46 MB)
Date
2025-01
Authors
Journal Title
Journal ISSN
Volume Title
Publisher
Indian Institute of Technology (Indian School of Mines) Dhanbad
Abstract
Description
Keywords
Junctionless transistors (JLT), gate-all-around (GAA) architecture, TCAD tools, noise margin (NM), Ph.D, ECE, PH2900
Citation
URI
http://hdl.handle.net/123456789/4235
Collections
Subindu Kumar